Introduction
The accelerator system at the National Synchrotron Light Source consists of an S band 85 MEV linac and three synchrotron rings.The electron beam from the linac is accelerated by the booster ring to 600 mev and transferred to one of the two storage rings. The smaller of the two rings operates between 300 and 800 mev emitting photons in the vacuum ultraviolet (VUV), while the larger storage ring operates up to 2.5 GEV and emits photons in the xray spectrum. A system is described for loading the storage rings by filling a single phase space bunch in the booster ring and transferring it at the end of each booster cycle into a selected bucket in one of the storage rings. By controlling the timing of the transfer on successive transfer cycles,many fill patterns may be obtained.
Initial Operations
Initial operations of the VUV storage ring at NSLS was performed by transferring beam from the booster to the storage ring in 300 to 600 booster ramp cycles of one second each. This resulted in typical beam currents of up to 200 milliamperes with useful lifetimes of up to 5 hours. The rings were operated at the same rf frequency but the transfer timing was not synchronized with the storage ring rotation frequency.This resulted in random filling of buckets. After a typical ten minute injection cycle the bunch to bunch population would vary by as much as 50% (Fig.1) . Transfer timing was triggered from signals derived from the rf frequency which led to a quasi-synched injection into the xray ring,where some buckets would be heavily populated and others being completely empty. 
Transfer Timing
The method of extraction from the booster for five bunch operation uses a slow orbit deformation during the high energy flat top The 52.88 MHz RF frequency is divided by a counting system using fast TTL logic to obtain the frequencies of RF/5,RF/9,RF45,and RF/30. These must be generated in the presence of high electrical noise from the pulsed and thyristor power supplies without miscounting for the entire duration of the filling cycle.
The linac injection system (3) uses a 105 kv electron gun delivering up to 1 ampere of beam for up to 2 microseconds at I pps. Typical values are 50 milliamperes for 500 nanoseconds, which allows up to five turns of injected booster beam,at rather poor transfer efficiency. To populate only one booster bucket the beam is chopped at the input to the linac by a 10.6 mhz defection mode electrostatic chopper. This is powered by a 100 watt solid state amplifier driven from the RF/5 signal suitably delayed to coincide with one of the booster rf buckets. To maintain the same charge per booster cycle requires 5 times as much beam into the linac. Beam loading caused by this increased current causes energy changes during each micropulse of about 30 nanoseconds. By passing through an energy analysis slit after the linac the resultant pulses are less than 15 nanoseconds in length.The chopper is usually adjusted for about 7 pulses in this pulse burst.
The current and purity of thie single bunch injection can be monitored by a pick up electrodes (Fig. 2) in the booster. buckets because of the relationship between ring harmonic numbers.
System Control
The change of injection sequences can be controlled by a local microprocessor through the central computer system (4, 5) . The ability to select the transfer sequence on a cycle by cycle basis willallow any fill pattern to be used for purposes of machine studies or for the experimental program. A future method of operation will eventually allow automatic topping off the fill to populate all bunches equally.
A block diagram for the synchronous timing system is shown in Fig-3 . A local microprocessor connected to the main computer accepts commands from the operator in the control room and converts them into required control signals for the timing system. The commands fall into two groups.The first group of commands selects one of several bunch transfer modes. The second group of commands sets several machine parameters to tune the machine for maximum transfer efficiency.
The high speed synchronous digital timing logic contains counters to divide down rf frequency, shift registers to generate various phase clocks, and multiplexers to select the proper bunch phase for a given transfer mode. The counters provide RF/5, RF/9, RF/30 and RF/45 frequency clocks. These timing clocks are fed into shift registers and the output of shift registers are routed to the microprocessor controlled multiplexers to select a given timing. A brief description of how the synchronous timing system works is given here. Prior to the start of a linac injection into the booster, the micro-processor sets the linac rf chopper phase so that only the precalculated bunch, out of 5 possible bunches, is filled in the booster.This calculation is based on the transfer mode selected and the transfer number in real time sequence. At the same time the microprocessor sets all other control signals to select the proper storage ring phase and other delay timings. When the sync timing system receives the transfer request from the master timing system, the sync logic in the sync timing system accepts signals from preselected multiplexers to generate ejection and fast bump timings. At the start of the next linac injection cycle, logic is reset and new control signals are calculated and set by the microprocessor for the next transfer cycle.
Timing Logic A brief description of synchronous transfer digital timing logic is given here. A block diagram is shown in Fig. 4 . The counter section provides four frequencies by counting down from the master frequency source of 52.88 Mhz. High speed schottky and 'fast' ttl logic integrated chips are extensively used. The four frequencies have physical significance to the geometry of the rings, except for RF divided by 45. The RF/5, RF/9 and RF/30 are revolution frequencies of booster, ultraviolet and x-ray rings respectively.
The RF/45 is generated to get a synchronized coincident marker with a given bunch in both booster and VUV rings. The storage rings bumps are required to be triggered ahead of the ejection signals and, more crucially, should be adjustable to maximize transfer efficiency without changing the phase relationship of the ejection signal.This means a negative delay should be put in to the ejection signal. Actually, the above effect is created by delaying The ejection signal in discrete steps of coincidence frequencies of the booster ring to that of the storage ring, and by generating bump signals from the ejection signal by delaying up to one discrete step in smaller increments. The timing diagram is shown in Fig. 5 . The coincidence frequency for the VUV storage ring is RF/45 and for x-ray storage ring is RF/30. 
Conclusions
The use of the prototype system of the new synchronous timing system has been limited at the present time, mainly for two reasons. (1) Many of the controls in the prototype system are implemented manually and it is cumbersome and time consuming to set machine parameters for different modes of operation. (2) Due to the noise caused by the pulsed magnets bunch slipping due to miscounting between transfers has been observed. More work is needed to eliminate this slipping. In few months, it is expected to install and test the final system with all parameters controlled remotely at the control room and achieve a smooth transfer operation into the storage rings.
